In this paper, we describe the development of monolithic pixel detectors by using a Silicon-on-Insulator (SOI) technology for X-ray and charged particle applications. The detectors are based on a 0.2 μm CMOS fully depleted SOI process (Lapis Semiconductor Co., Ltd). The SOI wafer consists of a thick high-resistivity substrate for sensing and a thin low resistivity Si layer for CMOS circuits. We developed the integration-type SOI pixel detector, INTPIX4 mainly for X-ray imaging; it is made of a Float Zone (FZ) or Czochralski (Cz) silicon wafer. Since 2005, Cz SOI detectors were used initially. After 2011, FZ SOI detectors were successfully fabricated. In this paper, we state recent progresses and test results of the SOI monolithic pixel detector using a FZ silicon and compare them with the results obtained using the Cz detector. We are developing SOI monolithic pixel detectors for X-ray and charged particle applications [Ref. [1] [2] [3] [4] [5] [6] [7] [8] . The SOI detector is developed by bonding a thick high-resistivity wafer for sensing and a thin low-resistivity wafer for CMOS circuits [ Fig. 1 ]. The SOI detector can have a high circuit density and reduce amounts of materials due to a monolithic detector. As the detector is developed by standard CMOS technology, complex functions can be implemented in a pixel. The detector does not comprise a mechanical bump bonding, thus ensuring high yield and low cost. A fully depleted detector has low capacitance at the sense node, that is, approximately 10 fF/pixel; thus, the conversion gain is high and the noise is suppressed to a low level. The SOI technology is based on an industrial standard technology, thus having a cost benefit and scalability. In addition, the SOI detectors have more advantages: no latch up and prevention of a single event effect. The detectors can run at low power, operate at a wide temperature range from 4 to 570 K. To prevent the back-gate effect, the buried p-well process is applied in each pixel. The SOI detectors are fabricated using the 0.2 μm low-leakage fully depleted (FD)-SOI
Fig. 1. Structures of the SOI pixel detector
We are developing SOI monolithic pixel detectors for X-ray and charged particle applications [Ref. [1] [2] [3] [4] [5] [6] [7] [8] . The SOI detector is developed by bonding a thick high-resistivity wafer for sensing and a thin low-resistivity wafer for CMOS circuits [ Fig. 1 ]. The SOI detector can have a high circuit density and reduce amounts of materials due to a monolithic detector. As the detector is developed by standard CMOS technology, complex functions can be implemented in a pixel. The detector does not comprise a mechanical bump bonding, thus ensuring high yield and low cost. A fully depleted detector has low capacitance at the sense node, that is, approximately 10 fF/pixel; thus, the conversion gain is high and the noise is suppressed to a low level. The SOI technology is based on an industrial standard technology, thus having a cost benefit and scalability. In addition, the SOI detectors have more advantages: no latch up and prevention of a single event effect. The detectors can run at low power, operate at a wide temperature range from 4 to 570 K. To prevent the back-gate effect, the buried p-well process is applied in each pixel. The SOI detectors are fabricated using the 0.2 μm low-leakage fully depleted (FD)-SOI CMOS process of Lapis Semiconductor Co., Ltd. [Ref. 9] . Table 1 summarizes the main specifications of the SOI processes of Float zone (FZ) and Czochralski (Cz) silicon wafers. SOI pixel detectors and test element groups (TEGs) are fabricated through the multiproject wafer (MPW)-runs organized by KEK approximately twice a year. A mask of 24.6 × 30.8 mm 2 is shared to reduce the production cost. Many Japanese and global institutes and universities contribute to the MPW run. 2 . In addition, the number of pixels is 512 × 832, each of size 17 × 17 μm 2 and comprising a correlated double sampling (CDS) circuit to reduce the reset noise. Fig. 2 shows the schematic of the on-pixel circuit. The detector has 13 parallel output lines. The resistivity and thickness of the N-type wafer are respectively over 700 Ω-cm and 260 μm for Cz, and over 7 kΩ-cm and 500 μm for FZ. Both the front-and back-side illuminations are available. 
Spatial resolution
We evaluated the spatial resolution through direct radiography. The X-ray is illuminated from back-side by using a test chart with 12.5, 16, and 20 lp/mm (line pairs par mm) slits with window widths of 40, 31.25, and 25 μm, respectively. Fig. 6 shows a negative photograph of the X-ray image of the FZ detector and its gray values. The power of the X-ray generator is 30 kV, 20 mA, in which a Mo target is installed, and a characteristic X-ray of 17.48 keV is generated. In addition, the applied bias voltage of the FZ detector is 100 V, with 250 μs integration time; we integrated 1000 frames. The contrast transfer function (CTF) is defined as follows:
where IMAX is the average of gray values at slits, IGAP is the average of gray values between slits, and IMIN is the average of gray values of base line not irradiated by X-rays. Fig. 7 shows the CTF of the 500 μm thick FZ detector and 260 μm thick Cz detector [Ref. 11] . The CTFs of FZ and Cz are respectively 66% and 78% at 20 lp/mm. The CTF of FZ is slightly worse than that of Cz because of its thickness. The generated electron-hole pairs spread while drifting from the back side in a thicker Si bulk. Fig.7 . CTF of the FZ detector of 500 μm thickness and the Cz detector of 260 μm thickness.
Circuit gain
The circuit gain in a pixel is evaluated using the coefficient of proportionality of the analog voltage output to the CDS reset voltage. The analog output is proportional to the input CDS reset voltage over the threshold voltage, up to the saturation voltage [ Fig. 8] . Furthermore, the circuit gain is obtained through the slope of the proportional region. Fig. 9 shows the circuit gain of all the pixels. Moreover, the FZ detector resulted in a circuit gain of 0.87 ± 0.02, which is consistent with the circuit gain of Cz, that is, 0.823 ± 0.001 [Ref. 11] . 
Energy spectrum
We obtained the energy spectrum of characteristic X-rays of Mo and Cu targets by using the X-ray generator. The X-rays are irradiated from behind the detector, and the spectrum is captured at room temperature. Moreover, the leakage current at low temperature region is avoided in the calculation because it exceeds the measurement limit of an ammeter.
C-V characteristics
We measured the body capacitance of FZ and Cz detectors. The body capacitance is measured using an LCR meter by applying a bias voltage of up to 400 V at room temperature. The inverse square of the body capacitance is proportional to the bias voltage until the detector is FD as follows:
where Cbulk is the body capacitance of the detector, S is the depleted area, q is the elementary charge, ϵ is the permittivity of silicon, NA is the bulk acceptor density, ND is the bulk donor density, and V is an applied voltage. After complete depletion, the body capacitance becomes constant. The capacitance is measured at the measurement frequency of the LCR meter from 1 kHz to 1 MHz [ Fig. 13 and 14] . The complete depletion voltages of FZ are evaluated as 321 V at 100 kHz and 325 V at 300 kHz. Furthermore, those of Cz are evaluated as 238 V at 30 kHz and 239 V at 10 kHz. We performed beta-ray source tests of 90 Sr. The beta rays from 90 Sr source include 2.28 MeV beta rays of 90 Y, which can be assumed as minimum ionization particles (MIPs). The collimator has a hole of 3 mm diameter. The Al attenuator is set on the collimator to reduce low-energy beta rays. The trigger scintillator has dimensions of 10 × 10 × 10 mm 3 . Moreover, the thicknesses of FZ and Cz detectors are 500 and 260 μm respectively, with corresponding applied bias voltages of 200 and 100 V, and integration times of 1000 and 400 μs. Fig. 14 and 15 show the energy distribution of FZ and Cz detectors, for which the analog digital units of the signal peaks are 374 and 235, pedestal sigma are approximately 5 and 13, and the signal-to-noise ratios are approximately 75 and 18, respectively. Thus, MIP is observable by using the SOI detector. 
Summary
We are developing monolithic pixel detectors by using SOI technology for X-ray and charged particle applications. We conclude that the integration-type SOI pixel detector INTPIX4 functions successfully, that is, it can capture X-ray images at high spatial resolutions, high contrast, and high speed. In addition, FZ detectors show a good performance similar to that of Cz. The leakage current in FZ detector is less than that in Cz. However, the fully depleted voltages of FZ are higher than of Cz because of its thicker bulk. In addition, the approximately 10 times higher resistivity of FZ detector enables thicker sensing depth at a moderate bias voltage. Further, the detector gain, activation energy, and energy resolution of FZ detector is consistent with those of Cz. Both Fz and Cz detectors can observe MIP with a good signal-to-noise ratio. They are valuable for particle-tracking after thinning.
